Abstract-This paper provides an overview and proposes cost-effective and efficient opportunities in improving power quality in Adjustable Speed Drive (ASD) systems. In particular, an Electronic Inductor (EI) technique has been used in single drives to overcome the existing challenges in conventional frontend rectifiers even at partial loading conditions. Moreover, the effectiveness of the EI technique along with a phase-shifted current control in terms of improved grid current quality in multi-drive configurations is addressed. Furthermore, a novel DC-link current modulation scheme for multi-drive systems is proposed. Experimental and simulation results verify the effectiveness of the theoretical analysis.
INTRODUCTION
Power quality issues of power electronic systems remain as the main obstacle in developing smarter and cleaner power grids. The deployment of such technologies can be accelerated by impacting societal perspective through developing more cost-effective power electronic systems with lower complexity. This can be done, by targeting major sources of power quality issues.
Adjustable Speed Drive (ASD) systems are known as one of the major sources of harmonics, which deteriorate the power quality [1] - [7] . Employing adjustable speed technology for motor-drive applications can significantly improve their energy efficiency. However, due to the employment of linecommutated rectifiers (see Fig. 1(a) ), from the power quality point of view, the main concern is the generation of current harmonics, which may lead to high losses and stability issues in the grid. While improving the input current quality through Power Factor Correction (PFC) technique is fully accomplished in single-phase systems, it remains as a challenging task in three-phase motor drive applications. Although prior-art methods [8] - [10] can significantly improve the input current quality, but due to their high complexity, cost, and low efficiency they have not gained much attention in ASD applications. Moreover, three-phase power electronics systems with a new specification (according to IEC 61000-3-12 [11] , Tables 4 and 5 ) can even generate more harmonic currents to grids at medium voltage levels. For example, for R sce = 120 and based on Table 4 in IEC61000-3-12, Total Harmonic Distortion (THD i ) and the fifth current harmonic should be below 48% and 40%, respectively [11] . Therefore, a majority of ASD systems are still using Diode Rectifier (DR) or Silicon Controlled Rectifier (SCR) with passive filtering.
This paper provides an overview and proposes possible cost-effective and efficient opportunities in improving power quality in ASD systems. First, the short-comings of common passive filtering approaches such as employing DC-side inductors are addressed (see Fig. 1(a) ). Secondly, an active filtering scheme based on the Electronic Inductor (EI) concept (see Fig. 1(b) ) [4] - [7] , [12] - [15] is analyzed. Furthermore, considering the wide-spread use of ASD systems, the proposed harmonic mitigation scheme is also applied to multiple drive configurations (see Fig. 1(c) ) [4] - [7] , [13] , [15] . The principle of the proposed scheme lies in modulating the DC-link current and applying phase-shifted current control to the SCR units to shape grid currents as multilevel. The effectiveness of the proposed solutions is validated experimentally.
II. CONVENTIONAL RECTIFIERS WITH PASSIVE FILTERING
In this section, the behavior of the three-phase linecommutated rectifiers (i.e., DR or SCR) with conventional passive filtering (see Fig. 1(a) ) is analyzed to understand their drawbacks and facing challenges. Generally, the passive filtering solution has two major drawbacks. First, in order to obtain the maximum performance (i.e., THD i ≈ 30% and PFPower Factor, denoted as λ, ≥ 0.95), it requires a large inductor. Fig. 2 illustrates the input current waveforms with their corresponding harmonic distributions at two different inductor values at the rated power. As it can be seen, only for large inductor values (i.e., L dc = 30 mH), the THD i and λ can be improved. In practice the inductance value is selected in the range of 3-5% (e.g., L dc = 3 mH), which can be calculated as
where X L is the inductor impedance at grid frequency, 1 ( ) I is the peak amplitude of grid fundamental current and N U is the peak amplitude of the grid phase voltage.
The second shortcoming is that its effective impedance in (1) is dependent on the load current. Fig. 3 illustrates the performance of the passive filtering applying same inductor values in Fig. 2 at a partial loading condition (P o = 10%). As it can be seen, even with a large inductor value, the performance of the system significantly reduces and cannot effectively reduce the generated harmonics. In fact, this is an important issue as a majority of ASD applications operate in partial loading conditions. Therefore, in order to cover a wide range of power levels with satisfying THD i and λ, a large inductor is required. However, this substantially impairs the power density and also dynamic behavior of the system. It should be noted that, in order to meet the required THD i and λ at partial loading conditions, swinging chokes can be adopted. Since the range of load profiles is quite wide in ASD applications, employing swinging chokes also results in a large inductor. Another alternative introduced to improve the input current quality of the line-commutated rectifiers is using slim DC-link capacitor. Slim DC-link capacitors in addition to the reduction of the required hold-up time also as discussed in [3] would result in a more complicated situation, since the harmonic performance is highly dependent on the load profile.
III. ELECTRONIC INDUCTOR
The simple and cost-effective solution to maintain the performance of the system in terms of THD i and λ is to use EI technique (see Fig. 1(b) ). The basic idea of the EI is to replace the bulky DC-side inductor with a relatively small one by incorporating a DC-DC converter emulating the behavior of an ideal infinite inductor [6] - [7] . In this situation, the input current (i.e., i g , abc ) will be a square-wave with 120 degrees conduction, and the resultant THD i ≈ 30% and λ ≈ 0.95. As Fig. 2 and Fig. 3 clearly show, the main advantage of this technique is its load independence performance (i.e., THD i ≈ 30% and λ ≈ 0.95 are maintained regardless of the output power levels).
Here, the EI technique is implemented using a boost topology. Therefore, same operating principle for a boost converter operating in Continuous Conduction Mode (CCM) applies to EI as well. The only difference is that the switching frequency (f sw ) and the boost inductor (L dc ) should be calculated considering the minimum intended output power, so the converter can maintain its performance over a wide range of operating powers, which is given as [7] , 2 2 , / ,min (
For instance, as shown in Fig. 3 (b), the EI can operate in CCM even at 10% of its rated power by a suitable selection of the inductor and switching frequency according to (2) .
IV. MULTI-DRIVE CONFIGURATION
In many applications, it is a common practice to employ parallel-connected drive units (e.g., multi-pump arrange-ment) [16] . In this situation, the application demand is met using multiple modestly sized motor units rather than one single large unit. Hence, depending on the applied control strategy such as multi-follower or multi-master the load can be shared across the drive units evenly or unevenly, respectively. This configuration can better satisfy energy efficiency especially under partial load conditions by keeping a majority of units in standby mode. More importantly, by implementing a proper interaction among the parallel-connected units the input current quality can be significantly improved [4] , [6] , [13] , [15] , [17] . Here, the EI technique with a phase-shifted control in a multi-drive system is analyzed (see Fig. 1(c) ). with two rectifier units using the EI technique. As already mentioned, the EI technique will act as a current source at the DC-link enabling the control of the current at a constant level (i.e., I dc ). According to Fig. 4(b) , combining the SCR and the diode rectifier offers a possibility to improve the grid current quality by properly phase-shifting (α f ) the SCR currents, which in return can cancel out certain harmonics of the total currents drawn by the diode rectifier (i.e., i d , abc ). Notably, in the case of the first rectifier unit since α f = 0 a three-phase DR can be used instead of SCR (see Fig. 1(c) and Fig. 4(a) ).
A. Phase-Shifted Current Control
It can be further explained by Fig. 4(a) , which exemplifies that the h th harmonic can completely be eliminated by introducing a phase-shift of 180 o /h to the SCR (i.e., α f = 180 o /h) [13] , [14] . In order to further illustrate the influence of the phase-shift of the SCR unit on the grid current quality, the performance of the system has been analyzed by applying a wide range of the phase-shifts. As it can be seen in Fig. 5 , an increase of the firing angle can alter the power quality of the grid current by affecting low order harmonics (i.e., Notably, the maximum harmonic reduction can be attained when both rectifier units draw equal amount of currents from the grid [13] , [20] . This condition cannot easily meet as the ratio of the SCR powers changes as a function of the applied firing angle [3] . This fact happens due to the dependency of the SCR unit rectified voltage on the firing angle. The average rectified voltage of both units can be given as 3
where U rec,s and U rec,d are the average rectified voltages of the SCR and diode rectifier, respectively. Therefore, as the firing angle increases the average voltage reduces and in return the boost converter draws more currents in order to adjust the output voltage at a constant value. Now ignoring the power losses on the boost converters the following can be obtained:
with P o,s and P o,d denoting the output power of the SCR and diode rectifier, respectively, and I os and I od being the average output current of each rectifier. Substituting (3) in (4) and the corresponding condition which makes both rectifiers to draw equal amount of current (i.e., I Ls = I Ld ) is
Therefore, as long as the above condition holds, the maximum harmonic elimination can be obtained. However, in reality each drive unit may run at different power condition and as it is shown in Fig. 5(a) (i.e., Light load), having different loading conditions at each rectifier units results in unequal input currents and consequently incomplete cancellation of the harmonics of interest [4] , [13] .
B. DC-Link Modulation Scheme
Although an appropriate adjustment of the phase angle of the SCR unit can contribute to an improvement of the grid current quality, but in order to further improve the current quality and reduce the effect of unequal loading condition on the harmonic reduction performance, a current modulation technique can be applied to the EI technique [4] - [7] , [12] - [15] . The current modulation method is based on the calculation of a pre-programmed switching pattern for the dc-link current to achieve elimination of low order harmonics in the grid currents. In this approach, a DC-link current modulation scheme is generated by adding or subtracting the phasedisplaced current levels. Fig. 6(a) illustrates the principle of this multi-pulse modulation technique (i s,a = p 0 + p 1 -p 2 ). Notably, in the case of the first rectifier unit α f = 0.
As it is shown in Fig. 6(a) , the new modulation signal i s,a consists of flat pulses p 0 , p 1 , and p 2 . Hence, following the THD ig as a function of α f [4] , [13] . Fig. 6 . Illustrations of the multi-pulse modulation scheme for harmonic reduction: (a) detailed analysis and (b) simulated waveforms applying multi-pulse modulation (i.e., adding one new current level) with phase-shifted control for two drive units optimized for minimum THD i using Table I 
Notably, in the case of having only flat current modulation (i.e., Fig. 4(b) ), m 1 = m 2 = 0. Subsequently, according to the superposition principle, the harmonic components of the modulation signal can be obtained as 
Finally, the following condition should hold, 
As Fig. 6 (b) exemplifies, applying the above current modulation in conjunction with phase-shifting results in a multi-level current waveform at the grid side. As it can be seen, the input current quality is improved, i.e., THD i = 10.4% and λ = 0.94. In that case, the resultant total harmonics of the grid current ( , ( ) (11) Hereafter, according to (9) and (11) it is possible to achieve harmonic cancellation by calculating harmonic magnitude of the total input current and solving 0
and 1 g I M with M being the desired modulation index. In order to obtain more suitable solution to reduce the harmonics of interest, an optimization can be carried out [3] . Using optimization allows applying the maximum allowable harmonic levels defined by the grid code [11] .
As Fig. 7 illustrates, the reference current is formed by multiplying the voltage controller output by a pre-programmed modulation signal. Fig. 7 depicts the basic concept in generating the modulation signal (i.e., i M ) following Fig. 6(a) . As it can be seen, i M can be generated based on the sum of absolute values of three-phase input currents. The illustrated switching parameters (i.e., m 0 , m 1 and α 1 ) at both grid side and DC-link currents helps to better understand this relation. As it can be seen, the period of the modulation signal i M is 1/6 of the input currents i abc . Therefore, the simplest way to generate and synchronize the modulation signal inside the controller is to compare it with a sinusoidal signal (i.e., |sin(3ω 0 t)|) using the Phase-Locked Loop (PLL) estimated angular frequency (ω 0 ). Comparing the switching angles with the sinusoidal waveform yields the following simple conditions [7] : 
To synchronize the current controller with the grid a Second-Order Generalized Integrator (SOGI) based PLL system is adopted [18] . As Fig. 7 has depicted, for the simplicity, one line-to-line voltage is fed to the PLL and therefore the result will have 30 o phase shift regarding to the phase voltage, which should be corrected within the reference current generator algorithm. In order to obtain a discrete-time integrator for PLL and PI controller, the trapezoidal discretization method is used.
The performance of the proposed harmonic reduction approach can be extended by increasing the number of pulses in the current modulation [7] and increasing the number of the parallel drives. Fig. 8(a) clearly shows that adding two pulses to the current modulation technique with two drive units the THD i can be improved to 8.4% comparing with Fig. 6(b) . Fig. 7 . Implemented control structure and synthesis process of the proposed DC-link current modulation scheme for the drive systems shown in Fig. 1(b) and (c) .
Also the effect of increasing the number of the drives from two to three is shown Fig. 8(b) . Here, even with adding only one pulse in the current modulation scheme the THD i can be reduced to 5.7%. Notably, in all these cases, rectifiers draw equal amount of current from the grid according to (3).
Moreover, a suitable solution with high flexibility (i.e., application requirements) can be obtained through an optimization process as discussed in [4] , [15] , [19] . In other words, instead of fully nullifying the distortions, the harmonics could be reduced to acceptable levels by adding suitable constraints and defining suitable objective functions. It should be noted that, although increasing number of the parallel-drives reduces the input current distortion, it also reduces the PF. In fact, introducing higher number of drives with phase-shifted currents can adversely affect the displacement factor. Therefore, the power factor should be included in the optimization process in addition to the THD i when number of the parallel-connected drives increases.
V. EXPERIMENTAL RESULTS
In this section, the performance of the multi-drive system is verified based on four different cases. Firstly, performance of the passive filtering technique is investigated. In cases two and three, the phase-shifted current control technique is tested using flat current modulation. In the final case, the performance of the system in terms of better power quality is examined applying the current modulation technique. Finally, in the last case the total input current quality is further improved by increasing number of pulses in the current modulation scheme. Fig. 9 illustrates the schematic and a photograph of the implemented hardware setup. Experimental results have been carried out on a 6-kW multi-drive system, which consists of two rectifier units (i.e., one DR as the first unit and one SCR as the second unit). As Fig. 9(a) shows, the first rectifier (DR) is connected to an Induction Motor (IM) through a 7.5-kW inverter, while the second rectifier (SCR) is connected to a resistive load (R L ). In practice, to avoid SCR unit failure and to reduce the overvoltage to a reasonable limit, an RC snubber branch is connected across each thyristor. However, the presence of the snubber branches in the SCR unit causes current spikes in the SCR current (e.g., i s,abc ) at the point of commutation. In order to damp the current spikes, small inductors (i.e., L s and R s ) are placed in series at AC-side of the SCR unit. Table I and Table II summarize the employed parameters and modules in the implemented system. Firstly, the performance of the two-rectifier system when the DC-DC converter is in OFF-state (i.e., L dc performs as a dcside passive filter) is presented in Fig. 10 . It can be seen in Fig. 10 that, the total input current harmonic distortion (i.e., THD ig,a ) of 71.8% with λ = 0.8 has been obtained. As it has (a) (b) Fig. 9 . Implemented multi-drive system with two rectifier units (i.e., one DR as the first unit and one SCR as the second unit): (a) system layout and (b) photograph of the hardware setup. Table I parameters): (a) improving the input current quality by increasing number of pulses in current modulation scheme with two drives, (b) performance of the system in harmonic reduction when number of the drives is increased to three.
been mentioned in Fig. 3 , operating at lower power levels further reduces the input current quality. Fig. 11 shows the effect of applying the phase-shifted current control strategy with a flat current modulation where the THD of the grid current is improved to 16.8% with λ = 0.93. Here, the firing angle for the SCR unit is set to 36 o for 5 th harmonic elimination (i.e., 5×36 o = 180 o ). It can be seen that a relatively low 5 th -order (i.e., 4.3% of the fundamental) is achieved. The reason that the 5 th harmonic has not fully cancelled out is mainly due to the effect of the grid impedance, which slightly changes the applied phase-shift. In order to obtain the lowest THD ig , as it is depicted in Fig. 5(b) , the firing angle should be set to 30 o . The measured results presented in Fig. 12 verify the lower distortion of the grid input current (i.e. THD ig,a = 16.2%) with λ = 0.94. Notably, as a smaller firing angle is applied comparing with the previous case the power factor (λ) is improved to 0.94.
In order to further reduce the THD i , multi-pulse current modulation scheme is applied. Here, only one additional level is added to modulate the DC-link current, and the modulation parameters are optimized in order to minimize the THD i . The experimental results are illustrated in Fig. 13 , which shows that the total input current quality has been significantly improved and the THD i is down to 10.8% with λ = 0.94. As it can be seen that, compared with the flat current modulation, the first three low harmonics orders of 5 th , 7 th and 11 th have been reduced below 3% of the fundamental. This is in a close agreement with the simulation results presented in Fig. 6(b) .
Notably, even when a larger firing angle of 38.73 o is applied for the current modulation scheme, the power factor is maintained at 0.94. This is due to the significant reduction of the distortion factor.
VI. CONCLUSION In this paper, simple and effective solutions in improving the power quality in ASD applications are addressed. The introduced EI solution at single-drive systems can effectively meet the required performance independent of the loading conditions. Moreover, improving the input current quality by means of the EI technique in the multi-drive configuration with the phase-shifted current control has been analyzed. Finally, the effect of multi-pulse DC-link current modulation in conjunction with the phase-shifted current control is addressed, which can substantially reduce input current harmonics. Experimental results have validated the effectiveness of the proposed solutions. 
